admin/ci-libretro-fceumm
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Fix savestates

Browse Source 
- prevent possible issue on big-endian by adding mask
- specify correct variable size to state struct
This commit is contained in:
negativeExponent
2020-01-23 09:25:01 +08:00
parent 305d7a048d
commit 575db021c6
5 changed files with 25 additions and 18 deletions
Download Patch File Download Diff File Expand all files Collapse all files

13
src/boards/vrc2and4.c
View File

@@ -42,15 +42,22 @@ static uint8 prgMask = 0x1F;
static SFORMAT StateRegs[] =
{
{ prgreg, 2, "PREG" },
{ prgreg, 4, "PREG" },
{ chrreg, 8, "CREG" },
{ chrhi, 16, "CRGH" },
{ &chrhi[0], 2 | FCEUSTATE_RLSB, "CRH0" },
{ &chrhi[1], 2 | FCEUSTATE_RLSB, "CRH1" },
{ &chrhi[2], 2 | FCEUSTATE_RLSB, "CRH2" },
{ &chrhi[3], 2 | FCEUSTATE_RLSB, "CRH3" },
{ &chrhi[4], 2 | FCEUSTATE_RLSB, "CRH4" },
{ &chrhi[5], 2 | FCEUSTATE_RLSB, "CRH5" },
{ &chrhi[6], 2 | FCEUSTATE_RLSB, "CRH6" },
{ &chrhi[7], 2 | FCEUSTATE_RLSB, "CRH7" },
{ &regcmd, 1, "CMDR" },
{ &irqcmd, 1, "CMDI" },
{ &mirr, 1, "MIRR" },
{ &prgMask, 1, "MAK" },
{ &big_bank, 1, "BIGB" },
{ &IRQCount, 2, "IRQC" },
{ &IRQCount, 2 | FCEUSTATE_RLSB, "IRQC" },
{ &IRQLatch, 1, "IRQL" },
{ &IRQa, 1, "IRQA" },
{ 0 }