admin/ci-libretro-fceumm
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Mapper 351: use the modularized ASIC cores.

Browse Source
This commit is contained in:
NewRisingSun
2025-09-05 23:37:53 +02:00
parent a2fdeee096
commit 14f77b1d54
5 changed files with 98 additions and 261 deletions
Download Patch File Download Diff File Expand all files Collapse all files

335
src/boards/351.c
View File

@@ -19,246 +19,96 @@
*/ */
#include "mapinc.h" #include "mapinc.h"
#include "asic_mmc1.h"
#include "asic_mmc3.h"
#include "asic_vrc2and4.h"
static uint8 reg[4], dip; static uint8 reg[4], dip;
static uint8 MMC1_reg[4], MMC1_shift, MMC1_count, MMC1_filter; static uint8 *CHRRAM = NULL;
static uint8 MMC3_reg[8], MMC3_index, MMC3_mirroring, MMC3_wram, MMC3_reload, MMC3_count, MMC3_irq; static uint8 *PRGCHR = NULL;
static uint8 VRC4_prg[2]; static int prgMask_CHRROM; /* PRG-ROM bank mask when CHR-ROM is active (outside of PRG address space */
static uint8 VRC4_mirroring; static int prgMask_CHRRAM; /* PRG-ROM bank mask when CHR-RAM is active (CHR-ROM becomes part of PRG address space) */
static uint8 VRC4_misc;
static uint16 VRC4_chr[8];
static uint8 VRCIRQ_latch;
static uint8 VRCIRQ_mode;
static uint8 VRCIRQ_count;
static signed short int VRCIRQ_cycles;
static uint8 *CHRRAM =NULL;
static uint8 *PRGCHR =NULL;
static SFORMAT stateRegs[] = { static SFORMAT stateRegs[] = {
{ reg, 4, "REGS" }, { reg, 4, "REGS" },
{ &dip, 1, "DIPS" }, { &dip, 1, "DIPS" },
{ MMC1_reg, 4, "MMC1" },
{ &MMC1_shift, 1, "M1SH" },
{ &MMC1_count, 1, "M1CN" },
{ &MMC1_filter, 1, "M1FI" },
{ MMC3_reg, 1, "MMC3" },
{ &MMC3_index, 1, "M3IX" },
{ &MMC3_mirroring, 1, "M3MI" },
{ &MMC3_wram, 1, "M3WR" },
{ &MMC3_reload, 1, "M3RL" },
{ &MMC3_count, 1, "M3CN" },
{ &MMC3_irq, 1, "M3IQ" },
{ VRC4_prg, 2, "V4PR" },
{ &VRC4_mirroring, 1, "V4MI" },
{ &VRC4_misc, 1, "V4MS" },
{ VRC4_chr, 16, "V4CH" },
{ &VRCIRQ_latch, 1, "VILA" },
{ &VRCIRQ_mode, 1, "VIMO" },
{ &VRCIRQ_count, 1, "VICO" },
{ &VRCIRQ_cycles, 2, "VICY" },
{ 0 } { 0 }
}; };
static void sync () { static void sync () {
int chrAND; int prgAND = reg[2] &0x10? 0x00: reg[2] &0x04? 0x0F: 0x1F; /* No inner bank in NROM mode, 128K or 256K for others */
int chrOR; int chrAND = reg[2] &0x40? 0x00: reg[2] &0x20? 0x7F: reg[2] &0x10? 0x1F: 0xFF; /* No inner bank in (C)NROM mode, 128K or 256K for others */
int prgAND =reg[2] &0x04? 0x0F: 0x1F; int prgOR = reg[1] >>1 &(reg[2] &0x01 && CHRRAM? prgMask_CHRRAM: prgMask_CHRROM) &~prgAND;
int prgOR =reg[1] >>1; int chrOR = reg[0] <<1 &~chrAND;
int chip =reg[2] &0x01 && CHRRAM? 0x10: 0x00;
if (reg[2] &0x10) { /* NROM mode */ if (reg[2] &0x10) { /* NROM mode */
if (reg[2] &0x08) { /* NROM-64 */ if (reg[2] &0x08) { /* NROM-64 */
setprg8r(chip, 0x8000, prgOR); setprg8(0x8000, prgOR);
setprg8r(chip, 0xA000, prgOR); setprg8(0xA000, prgOR);
setprg8r(chip, 0xC000, prgOR); setprg8(0xC000, prgOR);
setprg8r(chip, 0xE000, prgOR); setprg8(0xE000, prgOR);
} else } else
if (reg[2] &0x04) { /* NROM-128 */ if (reg[2] &0x04) { /* NROM-128 */
setprg16r(chip, 0x8000, prgOR >>1); setprg16(0x8000, prgOR >>1);
setprg16r(chip, 0xC000, prgOR >>1); setprg16(0xC000, prgOR >>1);
} else /* NROM-256 */ } else /* NROM-256 */
setprg32r(chip, 0x8000, prgOR >>2); setprg32(0x8000, prgOR >>2);
} else } else
if (~reg[0] &0x02) { /* MMC3 mode */ if (~reg[0] &0x02)
setprg8r(chip, 0x8000 ^(MMC3_index <<8 &0x4000), MMC3_reg[6] &prgAND | prgOR &~prgAND); MMC3_syncPRG(prgAND, prgOR);
setprg8r(chip, 0xA000, MMC3_reg[7] &prgAND | prgOR &~prgAND); else
setprg8r(chip, 0xC000 ^(MMC3_index <<8 &0x4000), 0xFE &prgAND | prgOR &~prgAND); if (reg[0] &0x01)
setprg8r(chip, 0xE000, 0xFF &prgAND | prgOR &~prgAND); VRC24_syncPRG(prgAND, prgOR);
} else else
if (reg[0] &0x01) { /* VRC4 mode */ MMC1_syncPRG(prgAND >>1, prgOR >>1);
setprg8r(chip, 0x8000 ^(VRC4_misc <<13 &0x4000), VRC4_prg[0] &prgAND | prgOR &~prgAND);
setprg8r(chip, 0xA000, VRC4_prg[1] &prgAND | prgOR &~prgAND);
setprg8r(chip, 0xC000 ^(VRC4_misc <<13 &0x4000), 0xFE &prgAND | prgOR &~prgAND);
setprg8r(chip, 0xE000, 0xFF &prgAND | prgOR &~prgAND);
} else { /* MMC1 mode */
prgAND >>=1;
prgOR >>=1;
if (MMC1_reg[0] &0x8) { /* 16 KiB mode */
if (MMC1_reg[0] &0x04) { /* OR logic */
setprg16r(chip, 0x8000, MMC1_reg[3] &prgAND | prgOR &~prgAND);
setprg16r(chip, 0xC000, 0xFF &prgAND | prgOR &~prgAND);
} else { /* AND logic */
setprg16r(chip, 0x8000, 0x00 &prgAND | prgOR &~prgAND);
setprg16r(chip, 0xC000, MMC1_reg[3] &prgAND | prgOR &~prgAND);
}
} else
setprg32(0x8000, (MMC1_reg[3] &prgAND | prgOR &~prgAND) >>1);
}
chrAND =reg[2] &0x10 && ~reg[2] &0x20? 0x1F: reg[2] &0x20? 0x7F: 0xFF; if (reg[2] &0x01 && CHRRAM)
chrOR =reg[0] <<1;
if (reg[2] &0x01) /* CHR RAM mode */
setchr8r(0x10, 0); setchr8r(0x10, 0);
else else
if (reg[2] &0x40) /* CNROM mode */ if (reg[2] &0x40)
setchr8(chrOR >>3); setchr8(chrOR >>3);
else else
if (~reg[0] &0x02) { /* MMC3 mode */ if (~reg[0] &0x02)
setchr1(0x0000 ^(MMC3_index <<5 &0x1000),(MMC3_reg[0] &0xFE)&chrAND | chrOR &~chrAND); MMC3_syncCHR(chrAND, chrOR);
setchr1(0x0400 ^(MMC3_index <<5 &0x1000),(MMC3_reg[0] |0x01)&chrAND | chrOR &~chrAND);
setchr1(0x0800 ^(MMC3_index <<5 &0x1000),(MMC3_reg[1] &0xFE)&chrAND | chrOR &~chrAND);
setchr1(0x0C00 ^(MMC3_index <<5 &0x1000),(MMC3_reg[1] |0x01)&chrAND | chrOR &~chrAND);
setchr1(0x1000 ^(MMC3_index <<5 &0x1000), MMC3_reg[2] &chrAND | chrOR &~chrAND);
setchr1(0x1400 ^(MMC3_index <<5 &0x1000), MMC3_reg[3] &chrAND | chrOR &~chrAND);
setchr1(0x1800 ^(MMC3_index <<5 &0x1000), MMC3_reg[4] &chrAND | chrOR &~chrAND);
setchr1(0x1C00 ^(MMC3_index <<5 &0x1000), MMC3_reg[5] &chrAND | chrOR &~chrAND);
} else
if (reg[0] &0x01) { /* VRC4 mode */
setchr1(0x0000, VRC4_chr[0] &chrAND | chrOR &~chrAND);
setchr1(0x0400, VRC4_chr[1] &chrAND | chrOR &~chrAND);
setchr1(0x0800, VRC4_chr[2] &chrAND | chrOR &~chrAND);
setchr1(0x0C00, VRC4_chr[3] &chrAND | chrOR &~chrAND);
setchr1(0x1000, VRC4_chr[4] &chrAND | chrOR &~chrAND);
setchr1(0x1400, VRC4_chr[5] &chrAND | chrOR &~chrAND);
setchr1(0x1800, VRC4_chr[6] &chrAND | chrOR &~chrAND);
setchr1(0x1C00, VRC4_chr[7] &chrAND | chrOR &~chrAND);
} else { /* MMC1 mode */
chrAND >>=2;
chrOR >>=2;
if (MMC1_reg[0] &0x10) { /* 4 KiB mode */
setchr4(0x0000, MMC1_reg[1] &chrAND | chrOR &~chrAND);
setchr4(0x1000, MMC1_reg[2] &chrAND | chrOR &~chrAND);
} else /* 8 KiB mode */
setchr8((MMC1_reg[1] &chrAND |chrOR &~chrAND) >>1);
}
if (~reg[0] &0x02) /* MMC3 mode */
setmirror(MMC3_mirroring &1 ^1);
else else
if ( reg[0] &0x01) /* VRC4 mode */ if (reg[0] &0x01)
setmirror(VRC4_mirroring &3 ^(VRC4_mirroring &2? 0: 1)); VRC24_syncCHR(chrAND, chrOR);
else /* MMC1 mode */ else
setmirror(MMC1_reg[0] &3 ^3); MMC1_syncCHR(chrAND >>2, chrOR >>2);
if (~reg[0] &0x02)
MMC3_syncMirror();
else
if (reg[0] &0x01)
VRC24_syncMirror();
else
MMC1_syncMirror();
} }
static DECLFW(writeMMC3) { DECLFW(VRC24_trapWriteReg) { /* When A11 is set, VRC4's A0 and A1 are swapped */
switch(A &0xE001) { if (A &0x800) A = A &~0xF | A >>1 &0x5 | A <<1 &0xA;
case 0x8000: MMC3_index =V; sync(); break; VRC24_writeReg(A, V);
case 0x8001: MMC3_reg[MMC3_index &7] =V; sync(); break;
case 0xA000: MMC3_mirroring =V; sync(); break;
case 0xA001: MMC3_wram =V; sync(); break;
case 0xC000: MMC3_reload =V; break;
case 0xC001: MMC3_count =0; break;
case 0xE000: MMC3_irq =0; X6502_IRQEnd(FCEU_IQEXT); break;
case 0xE001: MMC3_irq =1; break;
}
} }
static DECLFW(writeMMC1) { static void applyMode (uint8 clear) {
if (V &0x80) { PPU_hook = NULL;
MMC1_shift =MMC1_count =0; MapIRQHook = NULL;
MMC1_reg[0] |=0x0C; GameHBIRQHook = NULL;
sync(); if (~reg[0] &0x02)
MMC3_activate(clear, sync, MMC3_TYPE_SHARP, NULL, NULL, NULL, NULL);
else
if (reg[0] &0x01) {
if (reg[2] &0x04)
VRC4_activate(clear, sync, 0x05, 0x0A, 1, NULL, NULL, NULL, NULL, NULL);
else
VRC4_activate(clear, sync, 0x02, 0x04, 1, NULL, NULL, NULL, NULL, NULL);
SetWriteHandler(0x8000, 0xFFFF, VRC24_trapWriteReg);
} else } else
if (!MMC1_filter) { MMC1_activate(clear, sync, MMC1_TYPE_MMC1B, NULL, NULL, NULL, NULL);
MMC1_shift |=(V &1) <<MMC1_count++;
if (MMC1_count ==5) {
MMC1_reg[A >>13 &3] =MMC1_shift;
MMC1_count =0;
MMC1_shift =0;
sync();
}
}
MMC1_filter =2;
}
static DECLFW(writeVRC4) {
uint8 index;
if (~reg[2] &4) A =A &0xF800 | A >>1 &0x3FF; /* A2,A1 -> A1,A0 if 5002.2=1 */
A |=A >>2 &3; /* A3,A2 -> A1,A0 */
if (A &0x800) A =A >>1 &1 | A <<1 &2 | A &~3; /* A8==1 => Swap A1,A0 */
switch (A &0xF000) {
case 0x8000: case 0xA000:
VRC4_prg[A >>13 &1] =V;
sync();
break;
case 0x9000:
if (~A &2)
VRC4_mirroring =V;
else
if (~A &1)
VRC4_misc =V;
sync();
break;
case 0xF000:
switch (A &3) {
case 0: VRCIRQ_latch =VRCIRQ_latch &0xF0 | V &0x0F; break;
case 1: VRCIRQ_latch =VRCIRQ_latch &0x0F | V <<4; break;
case 2: VRCIRQ_mode =V;
if (VRCIRQ_mode &0x02) {
VRCIRQ_count =VRCIRQ_latch;
VRCIRQ_cycles =341;
}
X6502_IRQEnd(FCEU_IQEXT);
break;
case 3: VRCIRQ_mode =VRCIRQ_mode &~0x02 | VRCIRQ_mode <<1 &0x02;
X6502_IRQEnd(FCEU_IQEXT);
break;
}
break;
default:
index =(A -0xB000) >>11 &~1 | A >>1 &1;
if (A &1)
VRC4_chr[index] =VRC4_chr[index] & 0x0F | V <<4;
else
VRC4_chr[index] =VRC4_chr[index] &~0x0F | V &0x0F;
sync();
break;
}
}
static void FP_FASTAPASS(1) cpuCycle(int a) {
if ((reg[0] &3) ==3) while (a--) { /* VRC4 mode */
if (VRCIRQ_mode &0x02 && (VRCIRQ_mode &0x04 || (VRCIRQ_cycles -=3) <=0)) {
if (~VRCIRQ_mode &0x04) VRCIRQ_cycles +=341;
if (!++VRCIRQ_count) {
VRCIRQ_count =VRCIRQ_latch;
X6502_IRQBegin(FCEU_IQEXT);
}
}
}
if (MMC1_filter) MMC1_filter--;
}
static void horizontalBlanking(void) {
if (~reg[0] &2) { /* MMC3 mode */
MMC3_count =!MMC3_count? MMC3_reload: --MMC3_count;
if (!MMC3_count && MMC3_irq) X6502_IRQBegin(FCEU_IQEXT);
}
}
static void applyMode() {
switch (reg[0] &3) {
case 0:
case 1: SetWriteHandler(0x8000, 0xFFFF, writeMMC3); break;
case 2: SetWriteHandler(0x8000, 0xFFFF, writeMMC1); break;
case 3: SetWriteHandler(0x8000, 0xFFFF, writeVRC4); break;
}
} }
static void Mapper351_restore (int version) { static void Mapper351_restore (int version) {
applyMode(); applyMode(0);
sync(); sync();
} }
@@ -267,74 +117,61 @@ static DECLFR(readDIP) {
} }
static DECLFW(writeReg) { static DECLFW(writeReg) {
uint8 previousMode =reg[0] &3; reg[A &3] = V;
reg[A &3] =V; applyMode(A == 2);
if ((reg[0] &3) !=previousMode) applyMode();
sync();
} }
static DECLFW(writeFDSMirroring) { static DECLFW(writeFDSMirroring) {
MMC3_mirroring =V >>3 &1; MMC3_writeReg(0xA000, V >>3 &1);
sync();
} }
static void Mapper351_power(void) { static void Mapper351_power(void) {
int i; reg[0] = reg[1] = reg[2] = reg[3] = 0;
for (i =0; i <4; i++) reg[i] =0; dip = 0;
for (i =0; i <4; i++) MMC1_reg[i] =0;
for (i =0; i <8; i++) MMC3_reg[i] =0;
for (i =0; i <2; i++) VRC4_prg[i] =0;
for (i =0; i <8; i++) VRC4_chr[i] =0;
MMC1_shift =MMC1_count =MMC1_filter =0;
MMC1_reg[0] =0x0C;
MMC3_index =MMC3_mirroring =MMC3_wram =MMC3_reload =MMC3_count =MMC3_irq =0;
VRC4_mirroring =VRC4_misc =VRCIRQ_latch =VRCIRQ_mode =VRCIRQ_count =VRCIRQ_cycles =0;
dip =0;
SetReadHandler(0x6000, 0xFFFF, CartBR);
SetReadHandler(0x5000, 0x5FFF, readDIP); SetReadHandler(0x5000, 0x5FFF, readDIP);
SetReadHandler(0x6000, 0xFFFF, CartBR);
SetWriteHandler(0x5000, 0x5FFF, writeReg); SetWriteHandler(0x5000, 0x5FFF, writeReg);
SetWriteHandler(0x4025, 0x4025, writeFDSMirroring); SetWriteHandler(0x4025, 0x4025, writeFDSMirroring);
applyMode(); applyMode(1);
sync();
} }
static void Mapper351_reset (void) { static void Mapper351_reset (void) {
int i; reg[0] = reg[1] = reg[2] = reg[3] = 0;
for (i =0; i <4; i++) reg[i] =0;
dip++; dip++;
applyMode(); applyMode(1);
sync();
} }
static void Mapper351_close(void) { static void Mapper351_close(void) {
if (CHRRAM) FCEU_gfree(CHRRAM); if (CHRRAM) FCEU_gfree(CHRRAM);
if (PRGCHR) FCEU_gfree(PRGCHR); if (PRGCHR) FCEU_gfree(PRGCHR);
CHRRAM =NULL; CHRRAM = NULL;
PRGCHR =NULL; PRGCHR = NULL;
} }
void Mapper351_Init (CartInfo *info) { void Mapper351_Init (CartInfo *info) {
int CHRRAMSIZE =info->CHRRamSize + info->CHRRamSaveSize; int CHRRAMSIZE = info->CHRRamSize + info->CHRRamSaveSize;
MMC1_addExState();
MMC3_addExState();
VRC24_addExState();
info->Reset = Mapper351_reset; info->Reset = Mapper351_reset;
info->Power = Mapper351_power; info->Power = Mapper351_power;
info->Close = Mapper351_close; info->Close = Mapper351_close;
MapIRQHook = cpuCycle;
GameHBIRQHook = horizontalBlanking;
GameStateRestore = Mapper351_restore; GameStateRestore = Mapper351_restore;
AddExState(stateRegs, ~0, 0, 0); AddExState(stateRegs, ~0, 0, 0);
/* When CHR-RAM is enabled, CHR-ROM becomes part of PRG-ROM address space. */
prgMask_CHRROM = prgMask_CHRRAM = PRGsize[0] /8192 -1;
if (CHRRAMSIZE) { if (CHRRAMSIZE) {
CHRRAM =(uint8 *)FCEU_gmalloc(CHRRAMSIZE); CHRRAM = (uint8 *)FCEU_gmalloc(CHRRAMSIZE);
SetupCartCHRMapping(0x10, CHRRAM, CHRRAMSIZE, 1); SetupCartCHRMapping(0x10, CHRRAM, CHRRAMSIZE, 1);
AddExState(CHRRAM, CHRRAMSIZE, 0, "CRAM"); AddExState(CHRRAM, CHRRAMSIZE, 0, "CRAM");
prgMask_CHRRAM = (PRGsize[0] +CHRsize[0]) /8192 -1;
/* This crazy thing can map CHR-ROM into CPU address space. Allocate a combined PRG+CHR address space and treat it a second "chip". */ uint8* newROM = (uint8*)FCEU_gmalloc(PRGsize[0] +CHRsize[0]);
PRGCHR =(uint8 *)FCEU_gmalloc(PRGsize[0] +CHRsize[0]); memcpy(newROM, ROM, info->PRGRomSize);
memcpy(PRGCHR, PRGptr[0], PRGsize[0]); memcpy(newROM +PRGsize[0], VROM, info->CHRRomSize);
memcpy(PRGCHR +PRGsize[0], CHRptr[0], CHRsize[0]); FCEU_gfree(ROM);
SetupCartPRGMapping(0x10, PRGCHR, PRGsize[0] +CHRsize[0], 0); ROM = newROM;
SetupCartPRGMapping(0, ROM, PRGsize[0] +CHRsize[0], 0);
} }
} }

4
src/boards/446.c
View File

@@ -284,7 +284,7 @@ static void applyMode (uint8 clear) {
case 0x004: case 0x101: case 0x201: case 0x209: /* MMC3 or Namco 118 */ case 0x004: case 0x101: case 0x201: case 0x209: /* MMC3 or Namco 118 */
mapperSync = sync_TxROM; mapperSync = sync_TxROM;
MMC3_activate(clear, sync, MMC3_TYPE_SHARP, NULL, NULL, NULL, NULL); MMC3_activate(clear, sync, MMC3_TYPE_SHARP, NULL, NULL, NULL, NULL);
if (clear) MMC3_write(0xA000, reg[4] &0x04? 0: 1); if (clear) MMC3_writeReg(0xA000, reg[4] &0x04? 0: 1);
break; break;
case 0x10E: case 0x20E: /* MMC3 with single-screen mirroring. 239-in-1's Goal! Two has a screen where MMC3 scanline counter emulation fails. */ case 0x10E: case 0x20E: /* MMC3 with single-screen mirroring. 239-in-1's Goal! Two has a screen where MMC3 scanline counter emulation fails. */
mapperSync = sync_TxSROM; mapperSync = sync_TxSROM;
@@ -383,7 +383,7 @@ static void applyMode (uint8 clear) {
SetWriteHandler(0x8000, 0xFFFF, writeFlash); SetWriteHandler(0x8000, 0xFFFF, writeFlash);
mapperSync = sync_supervisor; mapperSync = sync_supervisor;
PPU_hook = NULL; PPU_hook = NULL;
MapIRQHook =flashrom_cpuCycle; MapIRQHook = flashrom_cpuCycle;
GameHBIRQHook = NULL; GameHBIRQHook = NULL;
sync(); sync();
} }

4
src/boards/asic_mmc3.c
View File

@@ -97,7 +97,7 @@ void MMC3_clockCounter () {
MMC3_reloadRequest = 0; MMC3_reloadRequest = 0;
} }
DECLFW(MMC3_write) { DECLFW(MMC3_writeReg) {
switch(A &0xE001) { switch(A &0xE001) {
case 0x8000: MMC3_index = V; break; case 0x8000: MMC3_index = V; break;
case 0x8001: MMC3_reg[MMC3_index &7] = V; break; case 0x8001: MMC3_reg[MMC3_index &7] = V; break;
@@ -121,7 +121,7 @@ static void MMC3_setHandlers () {
SetReadHandler (0x6000, 0x7FFF, MMC3_readWRAM); SetReadHandler (0x6000, 0x7FFF, MMC3_readWRAM);
SetWriteHandler(0x6000, 0x7FFF, MMC3_writeWRAM); SetWriteHandler(0x6000, 0x7FFF, MMC3_writeWRAM);
SetReadHandler (0x8000, 0xFFFF, CartBR); SetReadHandler (0x8000, 0xFFFF, CartBR);
SetWriteHandler(0x8000, 0xFFFF, MMC3_write); SetWriteHandler(0x8000, 0xFFFF, MMC3_writeReg);
GameHBIRQHook = MMC3_clockCounter; GameHBIRQHook = MMC3_clockCounter;
} }

2
src/boards/asic_mmc3.h
View File

@@ -34,7 +34,7 @@ void MMC3_syncPRG (int, int);
void MMC3_syncCHR (int, int); void MMC3_syncCHR (int, int);
void MMC3_syncMirror (); void MMC3_syncMirror ();
void MMC3_clockCounter (); void MMC3_clockCounter ();
DECLFW (MMC3_write); DECLFW (MMC3_writeReg);
void MMC3_activate (uint8, void (*)(), uint8, int (*)(uint8), int (*)(uint8), DECLFR((*)), DECLFW((*))); void MMC3_activate (uint8, void (*)(), uint8, int (*)(uint8), int (*)(uint8), DECLFR((*)), DECLFW((*)));
void MMC3_addExState(); void MMC3_addExState();
void MMC3_restore (int); void MMC3_restore (int);

2
src/boards/asic_vrc2and4.c
View File

@@ -286,7 +286,7 @@ void VRC2_init (CartInfo *info, void (*sync)(), int A0, int A1, int (*prg)(uint8
VRC2_addExState(); VRC2_addExState();
VRC2_configure(sync, A0, A1, prg, chr, read, write); VRC2_configure(sync, A0, A1, prg, chr, read, write);
info->Power = VRC24_power; info->Power = VRC24_power;
GameStateRestore = VRC24_cbSync; GameStateRestore = VRC24_restore;
} }
void VRC4_init (CartInfo *info, void (*sync)(), int A0, int A1, uint8 useRepeatBit, int (*prg)(uint8), int (*chr)(uint8), DECLFR((*read)), DECLFW((*write)), DECLFW((*externalSelect))) { void VRC4_init (CartInfo *info, void (*sync)(), int A0, int A1, uint8 useRepeatBit, int (*prg)(uint8), int (*chr)(uint8), DECLFR((*read)), DECLFW((*write)), DECLFW((*externalSelect))) {